Figure 6.4 Logical Circuit Representation