Figure 5.28 XC3000 Simulation Template VHDL/Verilog Tab

XC3000 Simulation Template VHDL/Verilog Tab figures/so3vv.gif