Figure 4.4 Design Verification Flow, Gate Level Simulation

Design Verification Flow, Gate Level Simulation figures/x7216n.gif