Previous

FTCPLE

Loadable Toggle Flip-Flop with Toggle and Clock Enable and Asynchronous Clear and Preset

XC3000
XC4000E
XC4000X
XC5200
XC9000
Spartan
SpartanXL
Virtex
N/A
N/A
N/A
N/A
Macro
N/A
N/A
N/A

figures/x4394n.gif

FTCPLE is a loadable toggle flip-flop with toggle and clock enable and asynchronous clear and preset. When the asynchronous clear (CLR) input is High, all other inputs are ignored and the output (Q) is reset Low. When the asynchronous preset (PRE) input is High, all other inputs are ignored and Q is set High. The load input (L) loads the data on input D into the flip-flop on the Low-to-High clock transition, regardless of the state of the clock enable (CE). When the toggle enable input (T) and the clock enable input (CE) are High and CLR, PRE, and L are Low, output Q toggles, or changes state, during the Low-to-High clock (C) transition. Clock transitions are ignored when CE is Low.

The flip-flop is asynchronously cleared, output Low, when power is applied. For CPLDs, the power-on condition can be simulated by applying a High-level pulse on the PRLD global net.

Inputs
Outputs
CLR
PRE
L
CE
T
C
D
Q
1
X
X
X
X
X
X
0
0
1
X
X
X
X
X
1
0
0
1
X
X

0
0
0
0
1
X
X

1
1
0
0
0
0
X
X
X
No Chg
0
0
0
1
0
X
X
No Chg
0
0
0
1
1

X
Toggle

Figure 5.58 FTCPLE Implementation XC9000

Next