Figure 6.1 VHDL Language Assistant