Figure D.3 Manipulation of Netlist and Constraint Files for FPGAs (Part 3)