Figure 2.1 Xilinx Design Flow Overview