Figure 2.2 Xilinx Software Design Flow