Figure 21.1 NGD2VHDL Design Flow