Figure 4.23 The Type 1 Multiplexer Logic Diagram