Figure 4.31 Typical Parallel-in/Serial-out Right Shift Register