Figure 3.1 5-Input Type 1 AND Gate Using INVERSION MASK