Figure 7.25 NAND Gate Representations