Figure 3.23 AND Gate Representations