Figure 10.1 SOP Gate Representations