Figure 10.12 XNOR Gate Representations