Figure 12.11 Typical Use of a Xilinx Macro