|
|
|
|
|
| XC3000 | XC4000E | XC4000X | XC5200 | XC9000 | Spartan | SpartanXL | Spartan2 | Virtex |
|---|---|---|---|---|---|---|---|---|
| Macro | N/A | N/A | N/A | N/A | N/A | N/A | N/A | N/A |
The GXTL element drives an internal ACLK buffer with a frequency derived from an external crystal-controlled oscillator. The GXTL (or ACLK) output is connected to an internal clock net.
There are two dedicated input pins (XTAL 1 and XTAL 2) on each FPGA device that are internally connected to pads and input/output blocks that are in turn connected to the GXTL amplifier. The external components are connected as shown in the following figure.
Refer to The Programmable Logic Data Book for details on component selection and tolerances.
Figure 6.1 GXTL Implementation XC3000