Figure 5.1 Three Simulation Points for HDL Designs