Figure 5.10 Verilog User-Controlled Inverted GTS