Figure A.11 6-Bit Adder-Subtracter Schematic