Libraries GuideChapter 8: Design Elements (OAND2 to OXOR2)
OFDTXI
D Flip-Flop with Active-Low 3-State Output Buffer and Clock Enable (Asynchronous Preset)
XC3000
| XC4000E
| XC4000X
| XC5200
| XC9000
| Spartan
| SpartanXL
| Spartan2
| Virtex
|
|---|
N/A
| Primitive
| Primitive
| N/A
| N/A
| Primitive
| Primitive
| N/A
| N/A
|
OFDTXI and its output buffer are contained in an input/output block (IOB). The data output of the flip-flop (Q) is connected to the input of an output buffer (OBUFT). The output of the OBUFT is connected to an OPAD or an IOPAD. The data on the data input (D) is loaded into the flip-flop on the Low-to-High clock (C) transition. When the active-Low enable input (T) is Low, the data on the flip-flop output (Q) appears on the output (O). When T is High, the output is high impedance (Off). When CE is Low and T is Low, the output does not change.
The flip-flop is asynchronously preset with High output when power is applied. FPGAs simulate power-on when global set/reset (GSR) is active. GSR defaults to active-High but can be inverted by adding an inverter in front of the GSR input of the STARTUP symbol.
Inputs
| Outputs
|
|---|
CE
| T
| D
| C
| O
|
|---|
X
| 1
| X
| X
| Z
|
1
| 0
| 1
| 
| 1
|
1
| 0
| 0
|
| 0
|
0
| 0
| X
| X
| No Chg
|
