|
|
|
|
|
You can view and change various properties for the following design objects.
Some of the properties you view and change represent constraints applied to your design. If you change these properties in the FPGA Editor, the resulting constraints changes are written into the constraints file when you save your design.
Use one of the following methods to display a property sheet for a selected object.
Properties of Selected Items.If you want to post properties for more than one object, select all of the objects first. The property sheets are displayed for all of the selected components. The property sheets appear in the order in which the objects were selected.
You can modify some of the properties in the property sheet; some of the properties are read-only fields and cannot be modified. To activate any changes, click OK to close the property sheet, or click Apply to keep the property sheet open.
This section contains the following topics.
Two other FPGA Editor commands are related to object properties. Use the Getattr command to display properties for selected objects in the history window. You can also use the Info button in the User toolbar to display properties. Use the Setattr command to change properties for selected objects.
The information provided by the Getattr command is the same as that displayed in an object's property sheet. The properties changed with the Setattr command are the same properties you can modify in an object's property sheet. You may want to use these commands when you do not want to display the property sheet for the object. Getattr and Setattr are also described in the “Command Line Syntax” chapter.
The Getattr, Setattr, and Post Attr commands are all affected by the Automatic Deselect option in the Main Properties property sheet. When Automatic Deselect is enabled, selected objects are automatically deselected after a command is executed. If the Automatic Deselect option is disabled, the object remains selected.
To view or change properties for the main FPGA Editor window, perform one of the following commands.
Main PropertiesThe Main Properties property sheet appears, as shown in “Main Properties Property Sheet” figure of the “Menu Commands” chapter. The various properties of the Main window are described in detail in the “Main Properties (File Menu)” section of the “Menu Commands” chapter.
The Component Properties property sheet appears when you select a component and select Edit Properties of Selected Items. This property sheet contains the General, Configuration, and Physical Constraints pages.
Figure 3.1 Component Properties Property SheetRefer to the following table for a description of the General page.
| Property | Description |
|---|---|
| Name | Name of the component; there is no character limit |
| Type | Type of component, for example, CLB, TBUF, PULLUP |
| Location | Indicates the reference designator of the site in which the component is placed or indicates “unplaced” |
Note: The Configuration page is not displayed if the selected component is a protected or confidential component.
This page displays the internal programming of the CLB or IOB. You cannot edit any of the properties displayed on this page, and the properties may differ between device families. Use the Block window to modify CLB or IOBs. Refer to the following table for a description of some of the possible properties displayed in the Configuration page.
| Property | Description |
|---|---|
| Base | Base mode of the component |
| Config | State of the component, including multiplexers and other logic elements |
| Feqn | Boolean equation for the F output of the component's combinatorial logic section |
| Geqn | Boolean equation for the Goutput of the component's combinatorial logic section |
| Heqn | Boolean equation for the Houtput of the component's combinatorial logic section |
| Carry | Component's carry strings |
This page displays the constraints that are applied to the component. Refer to the following table for a description of the Physical Constraints page.
| Property | Description |
|---|---|
| Lock Placement | Locks component to its current location |
| Requirement | Indicates whether the automatic placement range is an absolute requirement (HARD) or preferable (SOFT) |
| Effort | Sets up a priority for the autoplacer to resolve constraint conflicts |
| Location Range | Specifies the location of the site or range of sites for the autoplacer |
| Block Paths | A timing constraint to block the enumeration of all timing paths that go through this component |
| TSid | Assigns a timing period or frequency to a timing specification |
The Pin Properties property sheet appears when you select a site or component pin and select Edit Properties of Selected Items. If the pin you select is a macro external pin, a different property sheet appears. See the “Macro External Pins in Your Design” section of the “Working with Physical Macros” chapter.
Figure 3.2 Pin Properties Property SheetRefer to the following table for a description of the General and Physical Constraints page properties. Only the Physical Constraints fields can be edited.
| Property | Description |
|---|---|
| Pin Name | Name of the pin |
| Type | Indicates whether the pin is an INPUT, OUTPUT, TRISTATE, or CLOCK pin |
| Component Name | Name of the component containing the pin |
| Net Name | Name of the net to which this pin belongs. If the pin is unused, NO SIGNAL appears |
| Prohibit Timing Analysis | Applies a Timing IGnore (TIG) constraint to the pin, which prevents timing analysis on paths through that pin. |
| TSid | Assigns a timing period or frequency to a timing specification |
The Net Properties property sheet appears when you select a net and select Edit Properties of Selected Items. This property sheet contains the General, Physical Constraints, and Pins pages. A partially or fully routed net can be selected by pressing the Shift key while selecting any routed segment on the net. An unrouted net can be selected by selecting the ratsnest; by selecting its name from a list in the List window; or by using the Select command in the Command Line toolbar.
Figure 3.3 Net Properties Property SheetRefer to the following table for a description of the General page.
| Property | Description |
|---|---|
| Name | Net name |
| Route Status | Indicates whether the net is UNROUTED, PARTIALLY ROUTED, or FULLY ROUTED. For VCC and Ground nets, the status is preceded with either PWR or GND. |
| Number of Pins | Indicates how many net pins this net contains |
This page displays the constraints that have been applied to the net. Refer to the following table for a description of the Physical Constraints page.
| Property | Description |
|---|---|
| Lock Status | Indicates whether the net is locked or unlocked. If net is locked, also indicates whether the net is locked due to a lock net or lock routing constraints. A locked net cannot be unrouted or deleted. Pins and components connected to the net cannot be unplaced, swapped, or deleted. |
| Lock Routing of this Net | Locks the net by applying a Lock Net constraint; this net cannot be unrouted or deleted. |
| Prohibit Timing Analysis | Applies a Block Net constraint to the net, which prevents timing analysis on the named net and on all paths through the named net. |
| Period (ns) | Applies a Period constraint to the net, which assigns a clock period for all sequential output and input pins clocked by the net. Enter a period or a frequency in this field, but not both. |
| First Pulse | Specifies whether the first pulse of the duty cycle will be High or Low. The field immediately to the right of this field specifies the duration of the first pulse of the duty cycle. |
| Duration (ns) | Specifies the duration of the first pulse of the duty cycle. |
| TSid | Assigns a timing period or frequency to a timing specification. |
| Phase (ns) | Generates a derived clock based on the period of an existing timing constraint. This constraint is the master and the derived constraint is the slave. Phase is the delay of the initial edge of the master to the slave. |
| Factor | Generates a derived clock based on the period of an existing timing constraint. This constraint is the master and the derived constraint is the slave. Factor is a multiplier period of the master used to create a relative one for the slave. For example, if the period for the slave is one half that of the master, use a value of 0.5. |
| Max Skew | Applies a maxskew constraint to the clock net. The maxskew constraint specifies the difference between the minimum and maximum load delays on the net. |
| Route Priority | Nets with a higher priority are routed first. |
| Delay (ns) | Applies a Maxdelay constraint to the net, which specifies a maximum total delay for the driver-to-load connections on the net. |
| Priority | Applies a Prioritize Net constraint to the net. The constraint assigns a weighted importance (0-100) to the named net (with 0 as least important and 100 as most important). A net with a priority of 3 or less is not considered critical. |
This page displays the net pins comprising the net. You cannot edit any of the information in the Pins page. The Pins page only displays information for net pins on placed components. To view a pin in the Array window, click the left mouse button on any of the pins listed, enable the Synchronize pin selection with array window option, and click Zoom. Refer to the following table for a description of the Pins page.
| Property | Description |
|---|---|
| Name | Name of the pin, in the form, reference_designator.pin_name |
| Type | Indicates whether the pin is an INPUT, OUTPUT, TRISTATE, or CLOCK pin |
| Delay (ns) | Delay time from the net source to this pin. This field is blank if the pin is unrouted. For VCC and ground pins, the delay is indicated with a dash. |
The Site Properties property sheet appears when you select a site and select Edit Properties of Selected Items.
Figure 3.4 Site Properties Property SheetRefer to the following table for a description of the General and Physical Constraints page properties. Use the Do Not Allow Components to be Placed at this Site option to apply a Prohibit Site constraint to the site. This constraint specifies that a component cannot be placed at this site. You may want to reserve a site for future use.
| Property | Description |
|---|---|
| Name | Name of the site |
The Wire Properties property sheet, shown in the following figure, appears when you select a pinwire, a local line, or a long line and select Edit Properties of Selected Items. The property sheet appears whether you select a routed or an unrouted portion of a wire. You cannot modify any of the properties in this property sheet.
Figure 3.5 Wire Properties Property SheetRefer to the following table for a description of the Wire properties.
| Property | Description |
|---|---|
| Wire Name | Name of the wire |
| Type | Indicates whether the selected wire is a PINWIRE, LOCAL line, LONG line, SWITCH BOX line, or PROGRAMMED SWITCH. |
| Net Name | Specifies the net routed along this wire. |
Macro properties are described in the “Viewing and Changing Macro Properties in Your Design” section of the “Working with Physical Macros” chapter.
The Path Properties property sheet, shown in “Path Properties” section appears when you select a path and select Edit Properties of Selected Items.
Refer to the following table for a description of the Path properties.
| Property | Description |
|---|---|
| Name | Name of the selected path |
| Elements | Names of the components and nets comprising the path. |
| Prohibit Timing Analysis | Indicates that a Block Path constraint is applied to the path, which blocks timing analysis on the path |
| TSid | Assigns a timing period or frequency to a timing specification |
| Maxdelay | Applies a Maxdelay constraint to the path, which specifies the maximum delay for the path |
| Priority | Lists the priority and the locked attribute for the Q1 net |
An FPGA Editor layer contains all of one type of object, for example, all long lines in the device or all components in the design database. To see a list of all available layers, select Layers in the List window.
The Layer Properties property sheet appears when you select any FPGA Editor layer and select Edit Properties of Selected Items. Layers cannot be selected in the Array window; they must be selected from the layers list in the List window or by using the Select command in the Command Line toolbar.
Figure 3.6 Layer Properties Property SheetRefer to the following table for a description of the Layer properties.
| Property | Description |
|---|---|
| Name | Type of object in the layer |
| Type | Indicates what type of layer: BLOCK, WIRE, NODE, or OTHER |
| Color | Determines the color of objects in the layer; use the pull-down list box to select a color |
| Visible | If enabled, the layer appears in the Array window |